Better Performance through Resource-Elastic Dynamic Stream Processing on FPGAs

Dirk Koch, dirk.koch@ziti.uni-heidelberg.de Heidelberg University (Germany), The University of Manchester (UK)

Dynamic FPGA Acceleration in Data Centers

- Security
 (important but not the core of this talk)
- "Plumbing"

(How to implement infrastructure and user modules)

Runtimes and Services

(APIs, programming models, drivers,...)

Applications


(data analytics and database acceleration)




CPUs vs. GPUs vs. FPGAs

Scalar processing ST ACC \mathbf{x}_0 y₀ ROR k₀ **I**0 ADD b₀ a_0 MUL LD ST \mathbf{C}_{0} ACC






3



FPGAs are more than updatable ASICs!


Database acceleration example

- ASIC-like (fixed) accelerators
 often require an over-provisioning
 (poor resource usage)
- Better: use FPGA reconfiguration to just load currently needed modules
 →provides more resources to the currently running tasks (faster!)



- What about having a database or data analytics system where we can plug together operator modules to solve problems that we may only know at runtime?
 - → Dynamic Stream Processing (uses partial reconfiguration)


GoAhead PR Design Flow




- The partial regions in a static system correspond to (ISA/PCI) slots on a PCB
- Modules are the equivalent to hot-swappable cards
- Properties:
 - Static system and modules implemented independently
 - Simple integration through netlist or bitstream linking (including partial reconfiguration)
 - Arbitrarily interchangeable




ZUCL (running OpenCL on Zynq UltraScale+, FSP'18)



GoAhead: a tool for implementing partially reconfigurable systems



The FOS (FPGA Operating System) Stack




Resource Elastic Virtualization on FOS

- Resource Elastic Virtualization for FPGAs for OpenCL
 - Using aggressive reconfiguration to keep utilization high in a dynamic scenario


80


 Virtualization in the space-domain (time-domain fallback, if needed)



FPGAs for Datacenters (H2020 ECOSCALE)


ECOSCALE demonstrator fully-populated 1u blade with 32 x Zynq UltraScale+ (ZU9EG with 16GB/FPGA or 512 GB/blade)






Integrated into FOS


- Run monolythic accelerators and...
- ...Run composable stream processing pipelines
 > supported by a DMA engine and dedicated communication protocol
 - Virtual streams
 - Credit-based flow control
 - Register-file read/write access







Database acceleration example

- Build library with SQL operators
- Compose optimized datapath at run-time
- Blocking operators are natural reconfiguration point!
 - → operators before and
 after a sorter run mutual
 exclusive (never together)



- Can run all TCP-H queries
- Modules with different area-performance/utility tradeoffs
- Modules with different resource footprints (improves placement for heterogeneous resources)






Dynamic Stream Processing – Resource Elasticity

Resource Elasticity allows a runtime system to maximize throughput/utility for the currently available resources.

- Example Sorting: build larger sorters from composable accelerator PEs → more work-per-run → fewer runs (High-utility sorting can merge thosands of streams in one run!)
- Works for WHERE clauses (number and complexity of clauses/regular expressions)
- JOIN: larger buffering reduces runtime




```
SELECT Sum(l extendedprice * (1 - 1 discount)) AS revenue
FROM
      lineitem,
                                                     We can execute TCP-H Query 19,
      part
                                                     Xilinx cannot (Vivado HLS)
WHERE ( p partkey = 1 partkey
        AND p brand = 'Brand#12'
        AND p container IN ( 'SM CASE', 'SM BOX', 'SM PACK', 'SM PKG' )
        AND 1 quantity >= 1
        AND 1 quantity \leq 1 + 10
        AND p size BETWEEN 1 AND 5
        AND 1 shipmode IN ( 'AIR', 'AIR REG' )
        AND 1 shipinstruct = 'DELIVER IN PERSON' )
       OR ( p partkey = 1 partkey
            AND p brand = 'Brand#23'
            AND p container IN ( 'MED BAG', 'MED BOX', 'MED PKG', 'MED PACK' )
            AND 1 quantity >= 10
            AND 1 quantity \leq 10 + 10
            AND p size BETWEEN 1 AND 10
            AND 1 shipmode IN ( 'AIR', 'AIR REG' )
            AND 1 shipinstruct = 'DELIVER IN PERSON' )
       OR ( p partkey = 1 partkey
            AND p brand = 'Brand#34'
            AND p container IN ( 'LG CASE', 'LG BOX', 'LG PACK', 'LG PKG' )
            AND 1 quantity >= 20
             AND 1 quantity \leq 20 + 10
            AND p size BETWEEN 1 AND 15
            AND 1 shipmode IN ( 'AIR', 'AIR REG' )
            AND 1 shipinstruct = 'DELIVER IN PERSON' );
                                                                                         16
```

Stream Processing Ecosystem


- Frontend
 - Parser
- Middleware
 - Scheduler
 - Operation management
- Hardware
 - Static
 - Module library


(including variants for different placement positions and area-performance tradeoffs)




Integrated into FOS

- Frontend:
 - Parse SQL PostgreSQL
 - Create execution graph
- Middleware:
 - Schedule modules Branch and Bound
 - Configure FPGA Xilinx FPGA manager
 - Initialise modules with generic drivers
- Hardware:
 - Execute
 - Collect results







Resource-Elastic Dynamic Stream Processing

- FPGA acceleration allows us to tailor the I/O and memory subsystem to our problems (e.g., we can sort thousands of streams in a single run, thereby minimizing #runs)
 →design pattern fits to many big data stream processing problems and allows us to maximize the compute work per unit I/O (I/O is key for low power and for everything else)
- Our dynamic stream processing was demonstrated for SQL (and additional data analytics), video processing and some ML acceleration.
- Our modular approach is ideal for data scientists exploring various combinations of accelerator cores (you can plug bitstreams together in tens of milliseconds)
- Load accelerators as needed (e.g., dedicated de-compression for different data types)
- Take advantage of natural configuration points (again: sorting is a blocking operation)
- Our framework could work as a SQL / data analytics domain compiler (+ software stack)

Contributors

Malte Vesper malte.vesper@manchester.ac.uk (SSD stream processing infrastructure & applications) Kaspar Matas kaspar.matas@manchester.ac.uk (Middleware for dynamic stream processing) Christian Beckhoff (GoAhead support) Khoa Pham khoa.pham@manchester.ac.uk (HLS support for PR and runtime management) Anuj Vaishnav anuj.vaishnav@manchester.ac.uk (Resource-elastic FPGA virtualization & cloud infrastructure) Kristiyan Manev kristiyan.manev@postgrad.manchester.ac.uk (Resource-elastic stream processing) Babis Kritikakis babis_k4@hotmail.com (Dynamic Dataflow on Maxeler) Tuan La tuan.la@manchester.ac.uk (FPGA hardware security) Joe Powell joe-powell@manchester.ac.uk (FPGA hardware security) Dirk Koch dirk.koch@ziti.uni-heidelberg.de

Find all our projects on git: https://github.com/orgs/FPGA-Research-Manchester/

- GoAhead https://github.com/FPGA-Research-Manchester/GoAhead
- FOS https://github.com/FPGA-Research-Manchester/fos
- Dynamic Streams https://github.com/FPGA-Research-Manchester/OrkhestraFPGAStream
- FPGA Virus Scanning https://github.com/FPGA-Research-Manchester/FPGAVirusScanner

One slide on our FPGA security work


- Sidechannel attacks: no real threat (but fault injection, possibly Trojans)
- Power-Hammering Potential (Alveo U200)
 - Oscilators and glitch amplifiers > 2 KW
 - Wires

> 5 KW

> 2 KW

- Flops
- + BRAMs (write collisions), DSPs, Gbit transceivers...





DoS attack on AWS F1

(we crashed >100 F1s, see TCHES 2021)

- Bitstream virus scanning
 - →reject malicious designs (TRETS 2020)
- FPGA TEEs (FCCM 2021)
- FPGA health monitoring



The sun emits ~63 MW / m² or ~6.3 KW / cm²

The University of Manchesler	And a second sec	atmitax, Meletpanmener, disk.kech)@merche ater Science, The University of Manches	
Introduction		CarpenterLUT	
FPGAs enjoy a large range of users and applications, with both semalitie commercial and military users. Other FPGAs are provided as a service from a cloud service provider.		CarpernetLUT is a library to convert beauty FPGA meligunation data into LUT configuration, PIP settings, and other primitive configurations.	
These operating environments raise important security concerns in regarding confidential data and IP loss, as well as service and even fuedware compromisation.		The estitucted primitive configurations are conto static FPICA routing layout for that chip to gener implemented design as a large graph.	ined with it ate an
There are many attacks on FPGAs in Side charanel data extraction Attacks on power supply into Insertion of functioner scopers	stutier	The netlist graph can then be used by other ago imported and exponent to files.	Realions, o
Clanksg of bitstreams Accelerated FPGA table: aging		And Not You All	==
These attacks tend to use the same is designs, often including - Oscillators (ring, carry-chain,			-
 Shurt circuin (invelat configu Combinatorial glitch amplifica 	adon encoding) alon (glisch generation)	2222 22	22
 Excessively high famout nets Use of prohibited resources (Use of prohibited tabric area 	D, CAP, PCM, GTX0		10. 100 100. 10. 101 10.
By detecting the use of these primitive betterion, we can gain an insight into	es in an FPGA	a service and a	ALCONT.
of a bitstoam before we program FPr	SAs with It.		÷ .
Bitman		22/2 20/2	
Bitmen (and similar tools Byteman/P) performing bitstneam configuration co exposing the configuration register se configuration data Stocks.	mmand decoding.	inter and indexed	2
Bitman can move, copy, and enase th well as perform boolean operations w	e configuration data, as sh other data.	Later She when	
Finally, Bérnan can export the new co as valid bitstream Nes.	nfiguration state blocks		
66 m. 10.0		FPGA Virus Scanner	
Annance Link for the left and the left of		The Virus Scanner is software that scans the Co netifies to denot makiclous structures. The softw a number of singrouves, each of which is to de report on the different sind of makicios solucture	are contain lect and
And the second s		Each of the signatures generates a score, which to estimate the severity of the findings as well a intermation of rate.	t can be u a any deba
THE STORE	In America Control of Inc. America Control of Inc. America America Control of Inc. America America Control of Inc. Am	The Visus Scanner can be used via an ordere to allowing the software to be used remotely by an	mica. yurae.
Electric de la desta		Linearconstation (Constraints)	É -
1000	B12 14	Production of a	
		Partment of	
		deal had been h	
		intervalutions 202	
		Andrea Control (1997) Alexandron (1997) Andrea Personalis, New York, New Yor	