# Introduction to Resource Constrained Embedded Deep Learning

#### Mehrdad Yaghoobi

m.yaghoobi-vaighan@ed.ac.uk, Lecturer at the Institute for Digital Communications, University of Edinburgh

UDRC Summer School, Machine Learning Track, 30 June 2021







Engineering and Physical Sciences Research Council


## Deep Neural Networks Deployment



- Brining the success of deep learning to the "sensor" side
- Running machine learning tasks on the edge, in real time
- Preserving data privacy and reducing the dependency on the network access


# A Recap on Deep Neural Networks Inference and Deployment

### Deep Neural Networks





### Embedded Deep Neural Networks Deployments




Jetson Xavier NX processor engines, high-speed I/O, and memory fabric

#### • Challenges to be addressed:

- Computational complexity
- Ø Memory limitation
- Ommunication bandwidth


### Computational Complexity





- While DNN inference needs much less computational resources than learning, real time implementations on power constrained embedded platforms are still challenging.
- More computation gives more accuracy, *i.e.* mean Average Precision (mAP)


### Memory Limitation



arXiv:1611.10012v3

- Higher capacity networks often need more memory
- Latency in memory read-out can be the bottleneck

# I/O and Communication Bandwidths and Delays



Google (HPC) TPU structure. This bandwidth is not achievable in the embedded TPUs.

- Issues in acquiring full rate signals/images
- Asynchronous sensor measurements
- Time delays in measurements

# **ASIC/FPGA AI Accelerators**

### Hardware Platforms and AI Accelerators




- Low power CPU or Microcontroller, e.g. ARM, RISC-V
- I/O interfaces and sensors, *e.g.* camera(s), microphones, depth-sensors
- ASIC or FPGA accelerators, *e.g.* GPU, TPU and RISC many-core processors

### **AI** Accelerators



- Matrix-matrix multiplication accelerator, Multiplier-Accumulator (MAC), Systolic MAC
- Structured fast memory, Multi-level dedicated/shared caches (L1/L2 cache GPU)
- Recursive implementation facilitators


### Systolic Multiplier-Accumulator



"Exploration and Tradeoffs of Different Kernels in FPGA Deep Learning Applications" by Elliott Delaye, 2018

- The breakthrough in computation is in the systolic MAC or massive parallel processing elements (PE),
- PEs in a systolic MAC are configured for one- (few-) shot tensor multiplications
- PEs are suitable for scaling up array sizes.

### Embedded Deep Models



"Exploration and Tradeoffs of Different Kernels in FPGA Deep Learning Applications" by Elliott Delaye, 2018

- Learned models with highest mAP: over-parametrized with double precision weights
- Model simplification with pruning: cutting ineffective weights and sharing weights
- Model quantization: not losing much using quantized models<sub>13</sub>

## Quantised Models




Accuracy (259679 steps)



- Full precision models: computationally and memory expensive
- Simple *post-quantization*: degrades mAP performance
- Quantized learning and dynamic post-quantization : showing close performance in a comparison with full precision. 14

## Neural Architecture Search (NAS)



An overview of DARTS: (a) Operations on the edges are initially unknown. (b) Continuous relaxation of the search space by placing a mixture of candidate operations on each edge. (c) Joint optimization of the mixing probabilities and the network weights by solving a bilevel optimization problem. (d) Inducing the final architecture from the learned mixing probabilities.

"DARTS: Differentiable Architecture Search", by Hanxiao Liu, et al., 2019

- $\alpha_i$ s: architecture parametrises,  $\omega_i$ s: network weights
- NAS task to find the pair  $(\alpha, \omega)$ . Computationally extremely expensive
- DART makes the parameters continues and solve the problem by bilevel optimisation

### Take-Home Messages from First Part

- Various benefits in on-the-device and on-the-edge computing
- Embedded DNN Deployment Hardware
  - Powerful **AI accelerators** are available now and they will be highly optimised in the near future
  - Each structure has its pros and cones. They mainly accelerate **parallel MAC** operations
  - Integration of multiple AI units accelerates almost linearly


#### • Embedded DNN Deployment Models

- **Pruning:** sparse and shared weights
- **Quantization:** acceleration given a fixed IC footprint and lower power consumption
- NAS: search for very efficient network, if we can afford the computation

# **Example and Demo**

#### Prepared by: Theodoros Papaiakovou and Tomek Horszczaruk

Direction of Arrival Estimations with Circular Microphone Arrays I




A typical circular microphone array w/o centre microphone.

- A popular configuration for home assistances, e.g. Alexa, Google Echo
- Have some defence applications, e.g. gunshot DoA estimation


Direction of Arrival Estimations with Circular Microphone Arrays II

- Conventional techniques: incorporating time-delays on different microphones, e.g. MUSIC, ESPRIT, and many more
- Computationally cheap methods often rely on Generalised Cross Correlation (GCC) and GCC with Phase Transform (GCC\_PHAT) matrices



Direction of Arrival Estimations with Circular Microphone Arrays III


- Have some limitations form complex cases of very noisy and/or reverberant environments.
- Can some of these ambiguities be leaned from data and mitigated? Some studies have done, but not fully understood!



39 x 15 GCC-PHAT inputs (yellow stripes indicate TDOA peaks for different microphone pairs)

## Deep Direction of Arrival Estimations

- GCC\_PHAT matrix can be used as the input of DNN to construct beamforming weights and estimate DoA and extract the signal
- The task of DoA estimation from GCC\_PHAT matrix is a classification task with [0, 360), and desirable resolution, class labels
- Depending on the single or multiple source setting, it is a **multiclass** or **multilabel** classification task



## Microphone Array and Computation Setup


- MiniDSP UMA-8 USB mic array -V2.0: A 6 way microphone array
- Raspberry Pi 4 4 GB RAM, Quad core Cortex-A72 (ARM v8) 64-bit SoC @ 1.5GHz
- Tensorflow (TF), Keras and Tensorflow Lite (TFLite)
- PyRoomAcoustics for simulation and training data generation





### Deep 3D Direction of Arrival Estimation


- The task is **only** DoA estimation with no beamforming
- Due to circular configuration we aim for 3D DoA, which is theoretically possible but generally difficult for azimuth angle estimation
- The problem is broken to estimation of  $\theta_k$  and  $\phi_k$  for each source
- The resolution chosen for this demonstration is 10 degrees





The k-th source

# Convolutional Neural Network for DoA Estimation I



39 x 15 GCC-PHAT inputs (yellow stripes indicate TDOA peaks for different microphone pairs)

- A LeNet5 type CNN with GCC\_PHAT and 36-class output for bearing angle
- A similar topology but with [0:10:90]-classes for the azimuth angle

conv1d_input: InputLaye		inpt	_		, 13, 15)]	
		outp	ut:	[(?	, 13, 15)]	
conv1d: Conv1D		input: (?, 13, 15)				
		output: (?, 11, 64)			64)	
		input: (			2, 11, 64)	
conv1d_1: Conv1D		output:			(?, 9, 64)	
		input:		(?, 9, 64)		
dropout: Dropout		output:		(?, 9, 64)		
	ļ					
max_pooling1d: MaxPoolin		inpu		ıt:	(?, 9, 64)	
		"	outp	ut:	(?, 4, 64)	
	ļ					
flatten: Flatten		input: (?, 4, 64)				
hatten: Flatten	ou	output: (?, 256)			9	
	•				_	
dance Dance	, in	put:	(?,	256)	)	
dense: Dense	L	put: tput:		256) 100)	_	
dense: Dense	L				-	
dense: Dense			(?,		5	

# Convolutional Neural Network for DoA Estimation II

- Overparametrization of CNNs helps to overcome the complex optimisation landscape
- We need a rich training set including different angles and source to microphone distances

Model: "sequential" - Keras	model converted to T	ensorFlow Lite
Layer (type)	Output Shape	Param #
convld (ConvlD)	(None, 11, 64)	2944
convld_1 (Conv1D)	(None, 9, 64)	12352
dropout (Dropout)	(None, 9, 64)	0
max_poolingld (MaxPoolinglD)	(None, 4, 64)	0
flatten (Flatten)	(None, 256)	0
dense (Dense)	(None, 100)	25700
dense_1 (Dense)	(None, 36)	3636
Total params: 44,632 Trainable params: 44,632 Non-trainable params: 0		

- Such a dataset can be generated using acoustic simulators, e.g. pyroomacoustics
- Noisy and reverberant environments can be included to provide robustness to the algorithm

### Setup

- We here rely on synthetically generated training-data and fine tuning with a few real samples, i.e. using pre-training model
- If enough real training dataset is available, no need for **data augmentation** or **model pre-training**
- We only consider supervised learning here
- We here are not discussing about **imbalanced classification**, overfitting/underfitting, and generalisation issues or alternative learning regimes, e.g. few shot, semi-supervised and self-supervised learnings
- Keras/TF development platform is selected for the ease of use and embedding

## Keras Code Structure: Importing Packages

```
from keras import Sequential
from keras.layers import Dense
from keras.layers import Flatten
from keras.layers import Dropout
from keras.layers import ConvID
from keras.layers import MaxPoolingID
# Fit model
epochs, batch_size, verbose = 20, 32, 1
X train, X test, y train, y test = train test split(x, y, test size=0.15, random state=30)
```

### Keras Code Structure: Model Generation

```
create model(X train, y train, X test, y test):
model.add(Conv1D(filters=64, kernel size=3, activation='relu', input shape=(n timesteps,n features)))
model.add(Conv1D(filters=64, kernel size=3, activation='relu'))
model.add(Dropout(0.5))
model.add(MaxPooling1D(pool size=2))
model.add(Flatten())
model.add(Dense(100, activation='relu'))
model.add(Dense(n outputs, activation='softmax'))
model.fit(X train, y train, epochs=epochs, batch size=batch size, verbose=verbose)
return model
```

### Keras Code Structure: Training and Evaluation


# Assuming X\_train, y\_train, X\_test and y\_test are created earlier model = create\_model(X\_train, y\_train, X\_test, y\_test)

# Calculate loss and accuracy
model.evaluate(X\_test, y\_test, batch\_size=batch\_size, verbose=verbose)

## From Learning to Deployment

- Learned TF models can be deployed on full precision platforms, e.g. RPi
- TFLite has some tools to optimise the leaned model for faster deployments on embedded devices, e.g. weight pruning, etc.
- Deployment on AI accelerators often needs model quantisation, e.g. Embedded TPU, or special multi-core optimisation tools, e.g. Intel Movidius.
- Quantise learning is possible in TFLite and sometime benefits

### Audio DoA Estimation on a RPi 4



Click for video

Created by Tomek Horszczaruk

# Take-Home Messages from Second Part

- Knowing the **physics of problem** and **computational platform** are useful for appropriate ML algorithm selection
- Part of model based solutions, e.g. GCC\_PHAT, can help ML by reducing sample complexity
- Try to simplify the DNN/CNN as much as we are happy with accuracy, then try to deploy it
- DL could learn to conduct difficult tasks for model based methods, e.g. azimuth angle estimation
- Some DL tasks cannot be done with only real data, i.e. unavailability, and we need to deal with the only few real data and use prior domain knowledge, data augmentation, or few shot learning
- Test possible model quantization and quantized learning, if the target embedded platform has limited precision





